VHDL-VITAL

From Wikipedia, the free encyclopedia

In computer chip design and manufacture VHDL-VITAL or simply VITAL, VHDL Initiative Towards ASIC Libraries, refers to the IEEE Standard 1076.4 Timing.[1]

References[edit]

  1. ^ "VHDL - VITAL". www.vhdl.renerta.com. Archived from the original on 2011-10-22.